Abstract
The upcoming 100 Gb/s links in the next-generation ethernet passive optical networks will be based on four channels of 25 Gb/s. The corresponding transceivers in these optical links require a high-speed clock and data recovery circuit to extract a synchronous clock and recover the received data. To achieve a sufficiently fast settling time for 25 Gb/s burst mode upstream applications in passive optical networks (PONs), we introduce an architecture of the first 25 Gb/s all-digital clock and data recovery circuit (AD-CDR). Thanks to the implementation of a digital loop filter, our AD-CDR avoids the need of a system clock or a start-of-burst signal. This circuit is implemented in a 40-nm CMOS process and has a very compact active chip area of only 0.050 mm
$^2$
. Furthermore, the performance of the burst-mode operation of our AD-CDR in an optical setup is measured and reported, resulting in a burst-mode lock time of 37.5 ns and consuming only 46 mW.
© 2017 IEEE
PDF Article
More Like This
WR-enhanced TDM-PON with nanosecond clock and data recovery and picosecond time synchronization
Yisong Zhao, Xuwei Xue, Bingli Guo, Changsheng Yang, Ran Wen, Shikui Shen, Buzheng Wei, Daohang Dang, Yuanzhi Guo, Xiongfei Ren, Bin Chen, and Shanguo Huang
J. Opt. Commun. Netw. 16(3) 294-303 (2024)
Cited By
You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.
Contact your librarian or system administrator
or
Login to access Optica Member Subscription