Abstract
A fixed-point deep neural network-based equalizer is implemented in FPGA and is shown to outperform MLSE in receiver sensitivity for 50 Gb/s PON downstream link. Embedded parallelization is proposed and verified to reduce hardware resources.
© 2020 The Author(s)
PDF ArticleMore Like This
Lilin Yi, Tao Liao, Lei Xue, and Weisheng Hu
T4D.3 Optical Fiber Communication Conference (OFC) 2020
Mingyuan Li, Wenjia Zhang, and Zuyuan He
M4E.4 Asia Communications and Photonics Conference (ACP) 2021
Pedro J. Freire, Michael Anderson, Bernhard Spinnler, Thomas Bex, Jaroslaw E. Prilepsky, Tobias A. Eriksson, Nelson Costa, Wolfgang Schairer, Michaela Blott, Antonio Napoli, and Sergei K. Turitsyn
We1C.2 European Conference and Exhibition on Optical Communication (ECOC) 2022