Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group
Conferences > OFC > 2018 > Tu2C > Tu2C.4

A 50Gb/s-PAM4 CDR with On-Chip Eye Opening Monitor for Reference-Level and Clock-Sampling Adaptation

Liu Chang, Bozhi Yin, Tingyu Yao, Nan Qi, Dan Li, Jingbo Shi, Juncheng Wang, Hu Shang, Rui Bai, and Patrick Yin Chiang

Not Accessible

Your library or personal account may give you access

Abstract

A 50Gb/s-PAM4 Clock/Data Recovery (CDR) transceiver is designed in a 40nm-CMOS process. An on-chip Eye Opening Monitor (EOM) is introduced that enables adaptive reference level and timing sampling placement for non-uniform and distorted PAM4-inputs.

© 2018 The Author(s)

PDF Article
More Like This
A 50Gb/s PAM-4 Retimer-CDR + VCSEL Driver with Asymmetric Pulsed Pre-Emphasis Integrated into a Single CMOS Die

Shang Hu, Tingyu Yao, Bozhi Yin, Chunyu Song, Lei Zhao, Juncheng Wang, Lei Wang, Rui Bai, Xin Wang, Tao Xia, Yi Peng, Binbin Yao, Yuan Li, Xuefeng Chen, Quan Pan, Nan Qi, and Patrick Yin Chiang
Tu3A.2 Optical Fiber Communication Conference (OFC) 2019

Clock Recovery and Adaptive Equalization for 50Gbit/s PAM4 Transmission

Honghang Zhou, Yan Li, Chao Gao, Wei Li, Xiaobin Hong, and Jian Wu
Su1D.7 Asia Communications and Photonics Conference (ACP) 2018

4×40 Gb/s 2 pJ/bit Optical RX with 8ns Power-on and CDR-Lock Time in 14nm CMOS

A. Cevrero, I. Ozkaya, T. Morf, T. Toifl, M. Seifried, F. Ellinger, M. Khafaji, J. Pliva, R. Henker, N. Ledentsov, J.-R. Kropp, V. Shchukin, M. Zoldak, L. Halmo, I. Eddie, and J. Turkiewicz
M2D.3 Optical Fiber Communication Conference (OFC) 2018

View More...
Select as filters
Select Topics Cancel
Top
       
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.
Privacy | Terms of Use