We will discuss methods and workflow of variability analysis and yield prediction for integrated photonic circuits, describing the process from wafer-scale parameter extraction over spatial variability modelling to layout-aware yield prediction of photonic circuits.

© 2018 The Author(s)

PDF Article


You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
Login to access OSA Member Subscription